"Thus, our university has created a complete #VLSI chain as free software. It is called Coriolis and allows the design of an #ASIC from its #VHDL description to the drawing of the masks (see https://coriolis.lip6.fr)" https://lists.gnu.org/archive/html/libreplanet-discuss/2022-01/msg00141.html